Jump to content United States-English
HP.com Home Products and Services Support and Drivers Solutions How to Buy
» Contact HP

HP.com home


Technical Reports



» 

HP Labs

» Research
» News and events
» Technical reports
» About HP Labs
» Careers @ HP Labs
» People
» Worldwide sites
» Downloads
Content starts here

 
Click here for full text: PDF

Evaluating the Potential of Future On-Chip Clock Distribution using Optical Interconnects

Ranganathan, Nitya; Jouppi, Norman P.

HPL-2007-163

Keyword(s): clock distribution, optics, microprocessor

Abstract: Designing clock distribution networks is a big challenge for future microprocessors due to increasing frequency, power, transistor counts and process variations. As technology scales, implementing conventional clock distribution networks that meet low power and skew requirements is becoming more difficult. On the other hand, optical interconnects are being proposed as an alternative to electrical interconnects due to their speed-of-light transmission, high bandwidth and low power dissipation. We look at the clock distribution trends in major microprocessor families, possible techniques for optical clocking, and the potential of moving from electrical to optical clock distribution. We found that clock distribution is largely a power amplification problem, and since electrical power amplification is more efficient that optical power amplification, wholly electrical clock distribution technologies would be preferred.

14 Pages

Back to Index

»Technical Reports

» 2009
» 2008
» 2007
» 2006
» 2005
» 2004
» 2003
» 2002
» 2001
» 2000
» 1990 - 1999

Heritage Technical Reports

» Compaq & DEC Technical Reports
» Tandem Technical Reports
Printable version
Privacy statement Using this site means you accept its terms Feedback to HP Labs
© 2009 Hewlett-Packard Development Company, L.P.