HP Labs Technical Reports

A Bare-Chip Probe for High I/O, High Speed Testing

Barber, Alan; Lee, Ken; Obermaier, Hannsjorg

HPL-94-18

Keyword(s):

Abstract: We will describe a bare chip probing fixture for temporary interconnection of a VLSI tester to a die. It is capable of connecting to an area array of die pads, can operate beyond 1Ghz, and is extensible to 1000 signal I/O's. This probe has been adapted to an existing VLSI tester by attaching it to a custom DUT board and has been used to test operational silicon. The fixture consists of a four metal layer membrane probe which is an enhancement to a previously described burn-in fixture with a novel alignment scheme and no-wipe contacting buttons. The probe is electrically connected to the DUT pcb with an array of button connections, and board I/O is through coaxial cables to the tester. A mechanical structure provides alignment of the pcb, button connector, and membrane probe while providing controlled pressure between the membrane and die, and at the same time cooling the die. We will describe the electrical performance of the interconnect and the results of testing a circuit toggling at up to 1 Ghz, compare them with another probing solution and describe future improvements contemplated. In addition, we will briefly describe the potential for use as a very fast bare chip burn-in-fixture.

Back to Index