Jianhua (Joshua) Yang
Palo Alto
Biography
R&D Engineer
Huawei Technologies
2000 - 2001
Education:
University of Wisconsin - Madison
Ph. D , Materials Science Program
Thesis: Engineering and Characterizing Nanoscale Multilayers for Magnetic Tunnel Junctions
University of Wisconsin - Madison
Matster, Materials Science Program
Southeast University, Nanjing, China
B.S. , Materials processing Engineering
Authored and co-authored over 50 papers in academic journals, over 50 papers in international technical conferences and holding 4 granted and over 60 pending US Patents.
Research interests
Nanoelectronics, Nanoionics, Nanothermodynamics especailly for non-volatile memory technologies: fabrications, characterizations and applications.
Awards
<H2> </H2>
Publications
Selected recent papers:
- Memresistive switching mechanism for metal/oxide/metal nano-devices Nature Nanotechnology 3, 429 (2008).
- Electroforming mechanism of metal/oxide/metal memristive switches , Nanotechnology, 20, 215201(2009).
- High switching endurance in TaOx memristive devices , Applied Physics Letters 97, 232102 (2010).
- A family of electronically reconfigurable nanodevices , Advanced Materials 21, 3754 (2009).
- Diffusion of adhesion layer metals controls nanoscale memristive switching , Advanced Materials 22, 4034 (2010).
- Over 70% tunneling magnetoresistance at room temperature for a CoFe and AlOx based magnetic tunnel junction , Applied Physics Letters 89, 202502 (2006).
- Dopant control by atomic layer deposition in oxide films for memristive switches Chemistry of Materials 23, 123 (2011).
- Memristive switches enable stateful logic operations via material implication , Nature 464, 873 (2010).
- Anatomy of a nanoscale conduction channel reveals the mechanism of a high-performance memristor , Advanced Materials, Advance online publication (2011).
Patents
4
Professional activities
Co-Editor:
Applied Phyisc A
Book/Journal issue (Ed.):
Book chapter:
'Oxide based memristive nanodevices' in book 'Emerging Nonvolatile Memories', in press
Program/technical committees:
Journal referees:
Adv Mater, Adv Funct Mater, Nano Lett, ACS Nano, APL, JAP, IEEE Nano, IEEE ED, IEDL, ESL, Chem Mater, JEM, J. Phys. D etc.
Recent invited talks:
Interview articles: