
Metal-Catalyzed Nanowires for Integrated Devices and Interconnections

Ted Kamins, Xuema Li, Tan Ha, and R. Stanley Williams

Quantum Science Research
Hewlett-Packard Laboratories
Palo Alto, California

Presented at the
American Vacuum Society Symposium
November 2002



Partially supported by DARPA
agreement MDA972-01-3-0005



Metal-Catalyzed Nanowires for Integrated Devices and Interconnections

Si (and Ge) Nanowires Outline

- Metal-catalyzed growth
 - Catalyst nanoparticles
 - Wire growth
- Stability during further processing
- Speculation about integrating devices and interconnections



Integration of Nanowires with CMOS




CMOS provides gain and interface circuitry

Partially processed CMOS (700°C)


Fully processed CMOS (400°C)

Perhaps as interconnections for molecular electronics


Perhaps place some modulating element within wire



Wire




Wire +
molecular
layer or
insulator



Counter-
electrode
or gate

Metal Catalyzed Nanowire Growth



Catalytic Nuclei: Material

Desired characteristics:


- Not a deep energy level in Si bandgap
- Low solid solubility in Si
- Liquid eutectic below deposition temperature (for VLS growth)

Au: Liquid eutectic: $\sim 360^\circ\text{C}$ for Si and Ge

$E_t - E_i \sim 0$: Mid-gap g-r center

$N_{ss} = 10^{17} \text{ cm}^{-3}$


Need barrier layers if used with Si ICs



Ti: $E_t - E_i \sim 0.34 \text{ eV}$



$N_{ss} \sim 10^{12} \text{ cm}^{-3}$

Liquid eutectic: 1350°C
Deposition temperature: $\sim 600^\circ\text{C}$
(probably not VLS growth)




Catalytic Nuclei: Form

Isolated Nuclei



Si on evaporated Ti
Si grown at ~620°C

Layer





Si Nanowires on Ti

Wire diameter: 20-40 nm

Tapered at higher temperatures

Uncatalyzed growth on sides of wires



Reduce taper by limiting uncatalyzed deposition rate

Reduce temperature

Less reactive Si source: eg, SiH_2Cl_2

Add HCl







Nanowires formed in 600°C temperature range:

Compatible with partially processed CMOS

Lower Temperatures for CMOS Compatibility Ge Nanowires on Au Nanoparticles

Temperature range for wire growth: $\sim 315\text{--}370^\circ\text{C}$

Wire diameter $\sim 40\text{ nm}$ on $\sim 20\text{ nm}$ Au nanoparticles



Stability of Si Nanowires

How stable are nanowires?

Process integration easier if more stable

Instability caused by surface diffusion


Native oxide expected to stabilize

Consider different ambients

Inert vs. reducing

Intermediate air-exposure

(In-situ vs. ex-situ annealing)



Inert ambient after air exposure: N_2 :

Stable to $>950^\circ C$

Slightly reducing ambient after air exposure: $4\%H_2/N_2$

Also stable to $\sim 950^\circ C$

Strongly reducing ambient after air exposure: H_2

Strongly reducing ambient - no air exposure: H_2



Stability of Si Nanowires

How stable are nanowires?

Process integration easier if more stable

Instability from surface diffusion


Native oxide expected to stabilize

Consider different ambients

Inert vs. reducing

Intermediate air-exposure

(In-situ vs. ex-situ annealing)



Inert ambient after air exposure: N_2 :

Stable to $>950^\circ C$

Slightly reducing ambient after air exposure: $4\%H_2/N_2$


Also stable to $\sim 950^\circ C$

Strongly reducing ambient after air exposure: H_2


Strongly reducing ambient - no air exposure: H_2



Stability (or lack of): 900°C in H₂
Si Nanowires on Ti




(Plan view)




(Cross section)


Step Bunching on Tapered Nanowire




1 μm





Rapid surface diffusion
Limited by step
detachment/attachment



Instability along Uniform Nanowire



1 μm



F. A. Nichols and W. W. Mullins, *Trans. Met. Soc. AIME* **233**, 1840 (1965).
Lord Rayleigh, *Proc. London Math. Soc.* **10**, 4 (1878).

Nanowire: Integrated Device and Interconnection



Trade-off: Series resistance vs. Transistor Characteristics


Two cases: Uniform doping
Selective doping

Nanowire: Uniform Doping



Normally ON transistor

$$D < 2 x_{dmax}$$



Doping low enough so can deplete
entire wire diameter

Limits conductance of interconnect

Voltage drop along wire

Time to charge next gate

Sensitive to size and doping

Back-Of-Envelope Estimates



One-dimensional analysis

 Need 2 or 3-dimensional analysis

Use equations for planar geometry

Let $L = D$

Assume no fabrication limits

Assume no short-channel effects

Back-Of-Envelope Estimates



One-dimensional analysis

Need 2 or 3-dimensional analysis

Use equations for planar geometry

Let $L = D$

Assume no fabrication limits

Assume no short-channel effects

**Nonsense, of course,
...but should stimulate discussion**

Uniformly Doped Nanowire Transistors

$$X_{\text{dmax}} = \sqrt{\frac{4 \epsilon_s \phi_B}{q N_D}} \sim \frac{D}{2}$$

$$N_{\text{Dmax}} \sim 5 \times 10^7 / D^2 \sim 1/D^2$$

D = 20 nm

10 nm

$1.3 \times 10^{19} \text{ cm}^{-3}$

D = 5 nm

2.5 nm

$2.1 \times 10^{20} \text{ cm}^{-3}$

Uniformly Doped Nanowire Transistors

$$X_{\text{dmax}} = \sqrt{\frac{4 \epsilon_s \phi_B}{q N_D}} \sim \frac{D}{2}$$

$$N_{\text{Dmax}} \sim 5 \times 10^7 / D^2 \sim 1/D^2$$

$$N = \frac{\pi}{4} D^2 L_D N_{\text{Dmax}} \sim D$$

$$\frac{\Delta N}{N} \sim \sqrt{N} \sim 1/D^{1/2}$$

$$\rho = \frac{1}{ne\mu} \sim D^2$$

$$R = \frac{\rho L_l}{A_x} \sim \frac{D^2}{D^2 \mu(N_D)} \quad (L_l = 1 \mu\text{m})$$

D = 20 nm

D = 5 nm

10 nm

2.5 nm

$1.3 \times 10^{19} \text{ cm}^{-3}$

$2.1 \times 10^{20} \text{ cm}^{-3}$

81

21

11%

22%

$5 \times 10^{-3} \Omega\text{-cm}$

$4 \times 10^{-4} \Omega\text{-cm}$

$1.5 \times 10^5 \Omega$

$2 \times 10^5 \Omega$

Uniformly Doped Nanowire Transistors

$$X_{\text{dmax}} = \sqrt{\frac{4 \epsilon_s \phi_B}{q N_D}} \sim \frac{D}{2}$$

$$N_{\text{Dmax}} \sim 5 \times 10^7 / D^2 \sim 1/D^2$$

$$N = \frac{\pi}{4} D^2 L_D N_{\text{Dmax}} \sim D$$

$$\frac{\Delta N}{N} \sim \sqrt{N} \sim 1/D^{1/2}$$

$$\rho = \frac{1}{ne\mu} \sim D^2$$

$$R = \frac{\rho L_l}{A_x} \sim \frac{D^2}{D^2 \mu(N_D)} \quad (L_l = 1 \mu\text{m})$$

$$I \sim \frac{V}{R} \sim O(D^0)$$

$$Q = q N \sim D$$

$$\tau = Q / I \sim D$$

D = 20 nm

D = 5 nm

10 nm

2.5 nm

$1.3 \times 10^{19} \text{ cm}^{-3}$

$2.1 \times 10^{20} \text{ cm}^{-3}$

81

21

11%

22%

$5 \times 10^{-3} \Omega\text{-cm}$

$4 \times 10^{-4} \Omega\text{-cm}$

$1.5 \times 10^5 \Omega$

$2 \times 10^5 \Omega$

6 μA

5 μA

$1.3 \times 10^{-17} \text{ C}$

$3 \times 10^{-18} \text{ C}$

2.2 ps

0.6 ps

Selective Doping



Interconnection

Device

Interconnection

Bulk (e.g., implant)
Surface induced

Heavy doping (~sol.sol.)
Light doping (~intrinsic or opposite type)

Normally OFF transistor
 $D \ll 2 x_{dmax}$



Induce channel

Intrinsic: Not sensitive to dopant fluctuations
Sensitive to wire diameter

Selectively Doped Nanowire Transistors

$$X_{\text{dmax}} \gg \frac{D}{2}$$

D = 20 nm

$\gg 10 \text{ nm}$

D = 5 nm

$\gg 2.5 \text{ nm}$

Selectively Doped Nanowire Transistors

	<u>D = 20 nm</u>	<u>D = 5 nm</u>
$X_{dmax} \gg \frac{D}{2}$	$\gg 10 \text{ nm}$	$\gg 2.5 \text{ nm}$
$C_{ox} = \frac{\epsilon_{ox} A_s}{x_{ox}} = \frac{\epsilon_{ox} \pi D L_D}{x_{ox}} \sim D^2$	$2.2 \times 10^{-17} \text{ F}$	$1.4 \times 10^{-18} \text{ F}$
$N = C_{ox} V/q \sim D^2$	140	9
$\frac{\Delta N}{N} \sim \sqrt{N} \sim D^{-1}$	8%	33%
$\rho = \frac{1}{ne\mu} \sim D^0$	$1.5 \times 10^{-4} \Omega\text{-cm}$	$1.5 \times 10^{-4} \Omega\text{-cm}$
$R = \frac{\rho L_l}{A_x} \sim 1/D^2 \quad (L_l = 1 \mu\text{m})$	$5 \times 10^3 \Omega$	$8 \times 10^4 \Omega$

Selectively Doped Nanowire Transistors

	<u>D = 20 nm</u>	<u>D = 5 nm</u>
$X_{dmax} \gg \frac{D}{2}$	$\gg 10 \text{ nm}$	$\gg 2.5 \text{ nm}$
$C_{ox} = \frac{\epsilon_{ox} A_s}{X_{ox}} = \frac{\epsilon_{ox} \pi D L_D}{X_{ox}} \sim D^2$	$2.2 \times 10^{-17} \text{ F}$	$1.4 \times 10^{-18} \text{ F}$
$N = C_{ox} V/q \sim D^2$	140	9
$\frac{\Delta N}{N} \sim \sqrt{N} \sim D^{-1}$	8%	33%
$\rho = \frac{1}{ne\mu} \sim D^0$	$1.5 \times 10^{-4} \Omega\text{-cm}$	$1.5 \times 10^{-4} \Omega\text{-cm}$
$R = \frac{\rho L_l}{A_x} \sim 1/D^2 \quad (L_l = 1 \mu\text{m})$	$5 \times 10^3 \Omega$	$8 \times 10^4 \Omega$
$I \sim \frac{V}{R}$	200 μA	12 μA
$\tau = RC \sim D^0$	0.1 ps	0.1 ps

Metal-Catalyzed Nanowires for Integrated Devices and Interconnections

Si (and Ge) Nanowires Summary

- Metal-catalyzed growth
 - Catalyst nanoparticles
 - Wire growth
- Stability during further processing
- Speculation about integrating devices and interconnections

